Designing 2D and 3D Network-On-Chip Architectures

Loading edition detail...

Preparing this view.

Designing 2D and 3D Network-On-Chip Architectures

Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel Jantsch

Bookitis Pick

Designing 2D and 3D Network-On-Chip ArchitecturesKonstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel Jantsch

Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel JantschPublished 20132 title views

This page shows the publication-specific record: publisher, date, identifiers, and all of the context needed to decide whether this is the copy you want.

Main catalog entry More like this

Publisher	Springer London, Limited
Search language	english
ISBN_13	978-1-461-44274-5 primary

Other editions of this title

Publication-specific alternatives linked to the same work.

D2
Image source: Open Library
Designing 2D and 3D Network-on-Chip Architectures
Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel Jantsch | Springer | Aug 23, 2016
1 views
D2
Image source: Open Library
Designing 2D and 3D Network-on-Chip Architectures
Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel Jantsch | Springer | Oct 08, 2013
1 views
Designing 2D and 3D Network-on-...Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris
D2
Designing 2D and 3D Network-on-Chip Architectures
Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris | Springer | Oct 08, 2013