Join BookitisSave favorites, build lists, and follow creators.
Log InCreate Account

A gate-level timing model for SOI circuits

Work detail

Bookitis Pick
A gate-level timing model for SOI circuits
AG
Mehrdad ShahriariFirst published 20021 editions

This page groups all known editions belonging to the same underlying work.

Search booksOpen lead author

Overview

Shared work-level identity and catalog context.

First publish date 20021 credited authorSearch language english

Bookitis keeps work pages focused on the shared book identity and the editions that actually belong to it. Unrelated books should not appear here as primary content.

Contributors

People credited with this work in the active catalog.

  • Mehrdad Shahriari

    Author profile in the active Bookitis catalog

    Open Author

Editions

Publication-specific versions linked to this work only.