Join BookitisSave favorites, build lists, and follow creators.
Log InCreate Account

Introduction to Logic Synthesis Using Verilog HDL (Synthesis Lectures on Digital Circuits and Systems)

Work detail

Bookitis Pick
Cover for Introduction to Logic Synthesis Using Verilog HDL (Synthesis Lectures on Digital Circuits and Systems)
IT
Image source: Open Library
Robert B. ReeseFirst published 20071 editions

This page groups all known editions belonging to the same underlying work.

Search booksOpen lead author

Overview

Shared work-level identity and catalog context.

First publish date April 25, 20071 credited authorSearch language english

Bookitis keeps work pages focused on the shared book identity and the editions that actually belong to it. Unrelated books should not appear here as primary content.

Contributors

People credited with this work in the active catalog.

  • Robert B. Reese

    Author profile in the active Bookitis catalog

    Open Author

Editions

Publication-specific versions linked to this work only.