Join BookitisSave favorites, build lists, and follow creators.

Memory-based logic synthesis

Work detail

Bookitis Pick
Cover for Memory-based logic synthesis
ML
Image source: Open Library
Tsutomu Sasao1 editions

"This book describes the synthesis of logic functions using memories. It is useful to design field programmable gate arrays (FPGAs) that contain both small-scale memories, called look-up tables (LUTs), and medium-scale memories, called embedded memories. This is a valuable reference for both FPGA system designers and CAD tool developers, concerned with logic synthesis for FPGAs. Anyone using logic gates to design logic circuits, you can benefit from the methods described in this book. Describes in detail the synthesis of logic functions using memories; Introduces a look-up tables (LUT) cascade as a new architecture for logic synthesis; Shows logic design methods for index generation functions; Introduces C-measure, which specifies the complexity of Boolean functions; Introduces hash-based design methods, which efficiently synthesize index generation functions by pairs of smaller memories and can be applied to IP address tables, packet filtering, terminal access controllers, memory patch circuits, virus scanning circuits, intrusion detection circuits, fault map of memories, code converters and pattern matching"

Overview

Shared work-level identity and catalog context.

1 credited authorSearch language english

Bookitis keeps work pages focused on the shared book identity and the editions that actually belong to it. Unrelated books should not appear here as primary content.

Contributors

People credited with this work in the active catalog.

  • Tsutomu Sasao

    Author profile in the active Bookitis catalog

    Open Author

Editions

Publication-specific versions linked to this work only.